| Description |
1 online resource (xxxix, 546 pages) : illustrations |
|
text file |
| Series |
PC system architecture series |
|
PC system architecture series.
|
| Note |
Includes index. |
| Access |
Use copy Restrictions unspecified star MiAaHDL |
| Reproduction |
Electronic reproduction. [Place of publication not identified] : HathiTrust Digital Library, 2010. MiAaHDL |
| System Details |
Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002. http://purl.oclc.org/DLF/benchrepro0212 MiAaHDL |
| Processing Action |
digitized 2010 HathiTrust Digital Library committed to preserve pda MiAaHDL |
| Summary |
HyperTransport"!(HT) technology promises to revolutionize connectivity for computers, servers, embedded systems, and networking and tele-communications equipment. It is a high-speed, low latency, point-to-point, packetized link that enables chips to transfer data at peak rates of up to 12.8 Gigabytes per second, far greater than existing bus technologies. Furthermore, HyperTransport improves reliability and reduces board design complexity. It is scalable and compatible with legacy PC buses, SNA, and PCI. HyperTransport"!System Architecture provides a comprehensive, technical guide to HyperTransport technology. It opens with an overview of HT systems, highlighting the technology's fundamental principles, basic architecture, and its many advantages. The book goes on to detail all facets of HyperTransport systems, including the protocol, I/O, routing, configuration, and more. It also features important performance considerations and addresses critical compatibility issues. Essential topics covered include: Signal groups Packet protocol, covering control and data packets HT flow control, and how it differs from PCI flow control I/O ordering rules, including upstream, downstream, and host ordering requirements Interrupts, error detection, and error handling HT system management Routing packets, covering point-to-point topology and HT's fairness algorithm Device configuration The electrical environment, including power requirements and signaling characteristics HyperTransport bridges Double-hosted chains Anticipated networking extensions PCI, PCI-X, AGP, and X86 compatibility issues A chapter is dedicated to transaction examples illustrating the practical application of HyperTransport technology. A MindShare PC System Architecture Series book, HyperTransport"!System Architecture provides complete, authoritative, and detailed information necessary for developers, networking professionals, and anyone interested in implementing and deploying HT systems. MindShare's PC System Architecture Series is a crisply written and comprehensive set of guides to the most important PC hardware standards. Books in the series are intended for use by hardware and software designers, programmers, and support personnel. Each title explains the architecture, features, and operations of systems built using one particular type of chip or hardware specification. 0321168453B02032003 |
| Language |
English. |
| Subject |
Data transmission systems.
|
|
Integrated circuits.
|
|
Computer architecture.
|
|
Ordinateurs -- Architecture. |
|
Circuits intégrés. |
|
Computer architecture |
|
Data transmission systems |
|
Integrated circuits |
| Added Author |
Trodden, Jay.
|
|
MindShare, Inc.
|
| Other Form: |
Print version: Anderson, Don, 1953- HyperTransport system architecture. Reading, MA : Addison-Wesley, ©2003 0321168453 (DLC) 2002043927 (OCoLC)51275012 |
| ISBN |
0321168453 |
|
9780321168450 |
|
(alk. paper) |
|
(alk. paper) |
| Standard No. |
785342168457 |
|
9780321168450 |
|
0321168453 |
|
More Resources