Library Hours
Monday to Friday: 9 a.m. to 9 p.m.
Saturday: 9 a.m. to 5 p.m.
Sunday: 1 p.m. to 9 p.m.
Naper Blvd. 1 p.m. to 5 p.m.

LEADER 00000cam a2200601Ma 4500 
003    OCoLC 
005    20240129213017.0 
006    m     o  d         
007    cr  n |||    | 
008    090316s2009    ne a    ob    001 0 eng d 
010    |z  2009011196 
015    GBA946936.|2bnb 
016 7  |z015180709.|2Uk 
020    1282258044 
020    9781282258044 
020    9786612258046 
020    6612258047 
020    0080921256 
020    9780080921259 
035    (OCoLC)1159642715 
040    UKBTH|beng|cUKBTH|dOCLCF|dOCLCO|dOCLCQ|dOCLCO|dOCLCL 
049    INap 
082 04 004.1|a004.1 22 
082 04 004.1|a004.1 22 
099    eBook O'Reilly for Public Libraries 
100 1  Roychoudhury, Abhik.|0(uri) http://id.loc.gov/authorities/
       names/n2009016159|0(uri) http://viaf.org/viaf/sourceID/
       LC%7cn2009016159 
245 10 Embedded systems and software validation|h[electronic 
       resource] /|cAbhik Roychoudhury.|h[O'Reilly electronic 
       resource] 
260    Amsterdam ;|aBoston :|bMorgan Kaufmann Publishers/Elsevier,
       |cc2009. 
300    1 online resource (267 p.). 
336    text|btxt 
337    computer|bc 
338    online resource|bcr 
490 1  The Morgan Kaufmann series in systems on silicon 
500    Description based upon print version of record. 
504    Includes bibliographical references (p. 233-239) and 
       index. 
505 0  Front Cover; Embedded Systems and Software Validation; 
       Copyright Page; Dedication Page; Table of Contents; 
       Acknowledgments; Preface; Chapter 1. Introduction; Chapter
       2. Model Validation; 2.1 Platform versus System Behavior; 
       2.2 Criteria for Design Model; 2.3 Informal Requirements: 
       A Case Study; 2.3.1 The Requirements Document; 2.3.2 
       Simplification of the Informal Requirements; 2.4 Common 
       Modeling Notations; 2.4.1 Finite-State Machines; 2.4.2 
       Communicating FSMs; 2.4.3 Message Sequence Chart-Based 
       Models; 2.5 Remarks About Modeling Notations; 2.6 Model 
       Simulations; 2.6.1 FSM Simulations 
505 8  2.6.2 Simulating MSC-Based System Models2.7 Model-Based 
       Testing; 2.8 Model Checking; 2.8.1 Property Specification;
       2.8.2 Checking Procedure; 2.9 The SPIN Validation Tool; 
       2.10 The SMV Validation Tool; 2.11 Case Study: Air-Traffic
       Controller; 2.12 References; 2.13 Exercises; Chapter 3. 
       Communication Validation; 3.1 Common Incompatibilities; 
       3.1.1 Sending/Receiving Signals in Different Order; 3.1.2 
       Handling a Different Signal Alphabet; 3.1.3 Mismatch in 
       Data Format; 3.1.4 Mismatch in Data Rates; 3.2 Converter 
       Synthesis; 3.2.1 Representing Native Protocols and 
       Converters 
505 8  3.2.2 Basic Ideas for Converter Synthesis3.2.3 Various 
       Strategies for Protocol Conversion; 3.2.4 Avoiding No-
       Progress Cycles; 3.2.5 Speculative Transmission to Avoid 
       Deadlocks; 3.3 Changing a Working Design; 3.4 References; 
       3.5 Exercises; Chapter 4. Performance Validation; 4.1 The 
       Conventional Abstraction of Time; 4.2 Predicting Execution
       Time of a Program; 4.2.1 WCET Calculation; 4.2.2 Modeling 
       of Microarchitecture; 4.3 Interference within a Processing
       Element; 4.3.1 Interrupts from Environment; 4.3.2 
       Contention and Preemption; 4.3.3 Sharing a Processor Cache
505 8  4.4 System-Level Communication Analysis4.5 Designing 
       Systems with Predictable Timing; 4.5.1 Scratchpad 
       Memories; 4.5.2 Time-Triggered Communication; 4.6 Emerging
       Applications; 4.7 References; 4.8 Exercises; Chapter 5. 
       Functionality Validation; 5.1 Dynamic or Trace-Based 
       Checking; 5.1.1 Dynamic Slicing; 5.1.2 Fault Localization;
       5.1.3 Directed Testing Methods; 5.2 Formal Verification; 
       5.2.1 Predicate Abstraction; 5.2.2 Software Checking via 
       Predicate Abstraction; 5.2.3 Combining Formal Verification
       with Testing; 5.3 References; 5.4 Exercises; Bibliography;
       Index 
520    Modern embedded systems require high performance, low cost
       and low power consumption. Such systems typically consist 
       of a heterogeneous collection of processors, specialized 
       memory subsystems, and partially programmable or fixed-
       function components. This heterogeneity, coupled with 
       issues such as hardware/software partitioning, mapping, 
       scheduling, etc., leads to a large number of design 
       possibilities, making performance debugging and validation
       of such systems a difficult problem. Embedded systems are 
       used to control safety critical applications such as 
       flight control, automotive el. 
546    English. 
590    O'Reilly|bO'Reilly Online Learning: Academic/Public 
       Library Edition 
650  0 Embedded computer systems|xDesign and construction. 
650  0 Embedded computer systems|xTesting. 
650  0 Computer software|xTesting. 
650  7 Computer software|xTesting|2fast 
650  7 Embedded computer systems|xDesign and construction|2fast 
650  7 Embedded computer systems|xTesting|2fast 
776    |z0-12-374230-7 
830  0 Morgan Kaufmann series in systems on silicon. 
856 40 |uhttps://ezproxy.naperville-lib.org/login?url=https://
       learning.oreilly.com/library/view/~/9780080921259/?ar
       |zAvailable on O'Reilly for Public Libraries 
994    92|bJFN